Efficient reconfiguration of VLSI arrays (Extended Abstract)

We consider the problem of reconfiguring a 2-dimensional VLSI array with faulty cells. A network flow model of the problem is formulated and an algorithm is presented for interconnecting the functional cells of the array so that they simulate a fault-free array of smaller size. Experimental results on the practical performance of this algorithm and of other techniques previously proposed in the literature are reported.