Threshold voltage variations induced by drain bias in short channel polycrystalline silicon thin film transistors

We show that the main causes of V(T) variations are the drain induced barrier lowering (DIBL) and floating body effects (FBEs), induced by impact ionization. The relative influence of FBEs and DIBL is analysed by performing numerical simulations with or without including the impact ionization model.