Review-Design of a Novel Full Adder Circuit based on CNTFET Technology

In this paper we review a procedure to design a full adder circuit based on CNTFET technology. In particular the proposed circuit is based on NAND and NOT logic gates. Using ADS software, we describe the procedure to determine the velocity, delay and power delay product (PDP), showing moreover the improvements obtained with CNTFET technology compared to CMOS one.