Skip to Main Content (Press Enter)

Logo CNR
  • ×
  • Home
  • Persone
  • Pubblicazioni
  • Strutture
  • Competenze

UNI-FIND
Logo CNR

|

UNI-FIND

cnr.it
  • ×
  • Home
  • Persone
  • Pubblicazioni
  • Strutture
  • Competenze
  1. Pubblicazioni

ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY

Rivista
Codice:
E218335
ISSN:
2162-8769
  • Dati Generali

Dati Generali

Pubblicazioni (49)

  • ascendente
  • decrescente
1300°C annealing of 1 × 10^20 cm^-3 Al+ ion implanted 3C-SiC/Si
Articolo
1950 °C Post Implantation Annealing of Al+ Implanted 4H-SiC: Relevance of the Annealing Time
Articolo
A DC thermal model of Carbon Nanotube Field Effect Transistors for CAD applications
Articolo
A compact noise model for C-CNTFETs
Articolo
A comparison of CNTFET and CMOS technology through the design of a SRAM cell
Articolo
A comparison of CNTFET models through the design of a SRAM Cell
Articolo
A de-embedding procedure to determine the equivalent circuit parameters of RF CNTFETs
Articolo
A design technique of CNTFET-based ternary logic gates in verilog-A
Articolo
A formula to determine energy band gap in semiconducting carbon nanotubes
Articolo
A simulation study of analogue and logic circuits with CNTFETs
Articolo
A viable route to enhance permittivity of gate dielectrics on In 0.53Ga0.47As(001): Trimethylaluminum-based atomic layer deposition of MeO2 (Me = Zr, Hf)
Articolo
Analysis of CNTFETs operating in subthreshold region for low power digital applications
Articolo
Analysis of Noise in Current Mirror Circuits Based on CNTFET and MOSFET
Articolo
Analysis of limits of CNTFET devices through the design of a differential amplifier
Articolo
Defects and Dopants in Silicon Nanowires Produced by Metal-Assisted Chemical Etching
Articolo
Design and simulation study of full adder circuit based on CNTFET and CMOS technology by ADS
Articolo
Design of CNTFETs operating in high speed sub-threshold condition for ultra-low power applications
Articolo
Editors' choice-Effects of parasitic elements of interconnection lines in CNT embedded integrated circuits
Articolo
Effect of CNT Parameter Variations on CNTFET Amplifier Performance
Articolo
Effects of temperature in CNTFET-Based design of analog circuits
Articolo
Effects of temperature in CNTFET-based design of digital circuits
Articolo
Effects of temperature on switching time and power dissipation of CNTFET-based digital circuits
Articolo
Electroless deposition of silver investigated with rutherford backscattering and electron microscopy
Articolo
Ge Mediated Surface Preparation for Twin Free 3C-SiC Nucleation and Growth on Low Off-Axis 4H-SiC Substrate
Articolo
Growth, Defects and Doping of 3C-SiC on Hexagonal Polytypes
Articolo
Impact of Technology on CNTFET-Based Circuits Performance
Articolo
Impact of the Morphological and Electrical Properties of SiO2/4H-SiC Interfaces on the Behavior of 4H-SiC MOSFETs
Articolo
Implementation of Noise Effects on CNTFET-based NOT Gate in Verilog-A
Articolo
Influence of Surface Roughness on Interdiffusion Processes in InGaP/Ge Heteroepitaxial Thin Films
Articolo
Investigation of Ag-assisted chemical etching on (100) and (111) contiguous silicon surfaces
Articolo
Multi-Layered Al2O3/HfO2/SiO2/Si3N4/SiO2 Thin Dielectrics for Charge Trap Memory Applications
Articolo
Noise Effects in the Design of Analog Circuits Based on CNTFET
Articolo
Noise Effects in the Design of Digital Circuits Based on CNTFET
Articolo
Pattern Transfer of Nanomasks Based on Diblock Copolymers Self-Assembling through Reactive Ion Etching
Articolo
Review - Design and Characterization of Digital Gates based on CNTFET and CMOS Technology
Articolo
Review - Performance Evaluation of CNTFET-Based Analog Circuits: A Review
Articolo
Review - Thermal Effects in the Design of CNTFET-Based Digital Circuits
Articolo
Review--Critical Analysis of CNTFET-Based Electronic Circuits Design
Articolo
Review--Current Mirror Analysis and Design in CNTFET and CMOS Technology Including Noise Effects
Articolo
Review--Simulation of A/D Circuits Based on CNTFETs both in SPICE and Verilog-A
Articolo
Review-Design of a Novel Full Adder Circuit based on CNTFET Technology
Articolo
Review-Performance Evaluation of CNTFET-Based Digital Circuits: A Review
Articolo
Role of F on the Electrical Activation of As in Ge
Articolo
Structural and electrical properties of terbium scandate films deposited by atomic layer deposition and high temperature annealing effects
Articolo
Structural and functional characterizations of Al+ implanted 4H-SiC layers and Al+ implanted 4H-SiC p-n junctions after 1950°C post implantation annealing
Articolo
Study of CNTFETs as Memory Devices
Articolo
Study of Power Gain Capability of CNTFET Power Amplifier in THz Frequency Range
Articolo
Techniques to improve the performance in the CNTFET-based analogue circuit design
Articolo
Three-levels logic gates design based on CNTFETs
Articolo
No Results Found
  • «
  • ‹
  • {pageNumber}
  • ›
  • »
{startItem} - {endItem} di {itemsNumber}
  • Utilizzo dei cookie

Realizzato con VIVO | Designed by Cineca | 26.5.2.0 | Sorgente dati: PREPROD (Ribaltamento disabilitato)