Effective channel length and parasitic resistance determination in non self-aligned low-temperature polycrystalline silicon thin film transistors