Data di Pubblicazione:
2022
Abstract:
We present a method to match the output and transconductance characteristics between two CNTFET models proposed in literature. Then we briefly describe a compact noise model, used to simulate the noise performance of a phase shift oscillator, in order to analyse how the noise sources, constitute a significant limitation for circuits based on CNTFET. All simulations have been obtained in Verilog-A, and for this we indicated the code lines to add to the software to be able to do the proposed noise analysis.
Tipologia CRIS:
01.01 Articolo in rivista
Keywords:
CNTFET; Modelling; Noise sources; Phase shift oscillator; Verilog-A
Elenco autori:
Marani, Roberto
Link alla scheda completa:
Pubblicato in: